| Số Lượng | Giá |
|---|---|
| 1+ | US$0.656 |
| 10+ | US$0.423 |
| 100+ | US$0.344 |
| 500+ | US$0.328 |
| 1000+ | US$0.316 |
| 2500+ | US$0.300 |
| 5000+ | US$0.289 |
Thông Tin Sản Phẩm
Tổng Quan Sản Phẩm
The SN74LVTH125DBR is a quadruple Bus Buffer designed specifically for low-voltage (3.3V) VCC operation, but with the capability to provide a TTL interface to a 5V system environment. It features independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE)\ input is high. Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. Use of pull-up/pull-down resistors with the bus-hold circuitry is not recommended. When VCC is between 0 and 1.5V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5V, OE\ should be tied to VCC through a pull-up resistor and the minimum value of the resistor is determined by the current-sinking capability of the driver. The IOFF circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Supports mixed-mode signal operation
- IOFF and power-up 3-state support hot insertion
- Bus hold on data inputs eliminates the need for external pull-up/pull-down resistors
- Latch-up performance exceeds 500mA per JESD 17
- <lt/>0.8V at VCC = 3.3V, TA = 25°C VOLP (output ground bounce)
- Green product and no Sb/Br
Ứng Dụng
Industrial, Signal Processing, Wireless, Consumer Electronics, Communications & Networking
Thông số kỹ thuật
Buffer, Non Inverting
SSOP
14Pins
3.6V
74125
85°C
-
No SVHC (27-Jun-2018)
74LVT125
SSOP
2.7V
74LVT
-40°C
-
MSL 1 - Unlimited
Sản phẩm thay thế cho SN74LVTH125DBR
Tìm Thấy 1 Sản Phẩm
Pháp Chế và Môi Trường
Quốc gia nơi quy trình sản xuất quan trọng cuối cùng được thực hiệnNước xuất xứ:Malaysia
Quốc gia nơi quy trình sản xuất quan trọng cuối cùng được thực hiện
RoHS
RoHS
Chứng Nhận Chất Lượng Sản Phẩm