Bạn cần thêm?
Số Lượng | Giá |
---|---|
1+ | US$5.320 |
10+ | US$4.930 |
25+ | US$4.810 |
50+ | US$4.690 |
100+ | US$4.680 |
250+ | US$4.660 |
500+ | US$4.640 |
Thông Tin Sản Phẩm
Tổng Quan Sản Phẩm
MT48LC4M16A2P-6A IT:J is a SDR SDRAM. The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4’s 16,777,216-bit banks are organized as 4096 rows by 1024 columns by 4 bits. Each of the x8’s 16,777,216-bit banks are organized as 4096 rows by 512 columns by 8 bits. Each of the x16’s 16,777,216-bit banks are organized as 4096 rows by 256 columns by 16 bits. The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.
- Fully synchronous; all signals registered on positive edge of system clock
- Internal, pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Auto precharge, includes concurrent auto precharge and auto refresh modes
- LVTTL-compatible inputs and outputs
- Single 3.3V ±0.3V power supply
- Timing – cycle time : 6ns at CL = 3
- 4 Meg x 16
- 54-pin TSOP II package
- Industrial operating temperature range from -40°C to +85°C
Cảnh Báo
Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.
Thông số kỹ thuật
SDR
64Mbit
4M x 16bit
167MHz
TSOP-II
3.3V
-40°C
-
64Mbit
4M x 16bit
167MHz
TSOP-II
54Pins
Surface Mount
85°C
No SVHC (17-Dec-2015)
Tài Liệu Kỹ Thuật (1)
Pháp Chế và Môi Trường
Quốc gia nơi quy trình sản xuất quan trọng cuối cùng được thực hiệnNước xuất xứ:Singapore
Quốc gia nơi quy trình sản xuất quan trọng cuối cùng được thực hiện
RoHS
RoHS
Chứng Nhận Chất Lượng Sản Phẩm